Cadence NC-Verilog Simulator Tutorial

Dept. Computer and Information Sciences, Nagasaki University

SHIBATA Yuichiro (shibata@cis.nagasaki-u.ac.jp)

Commands

- CUI tools
 - ncvlog: Compiles Verilog files
 - **ncelab**: Elaborates the design and generates a simulation snapshot
 - **ncsim**: Simulates the snapshot
 - **ncverilog**: Single-step invocation
- GUI tool
 - nclaunch

Statements and comments

- Verilog-HDL has a C-like grammar
 - Statements basically end with a semicolon
 - Free format
- Two styles of comments
 - One-line comments
 - Block comments


// A one-line comment
/* A block
comment */


Starting NCLaunch


% nclaunch -new &


- The *-new* option is required for a new design
- Click Multiple Step













Elaborating the design (2/2) Design Unit worklib.addsub4 sim:module • Enable *Other Options* ([lib.]cell[:view]) button and enter the following option worklib Work Library ncelab.log Overwrite log file 15 🛊 Error Limit -timescale 1ns/10ps I Update if needed Access Visibility (Default: ncelab) • Click OK Other Options -timescale 1ns/10ps Advanced Options. Cancel Apply



Starting the simulator House's 🛃 🚺 Indis 🖼 🔊 🗓 🗸 🚳 🛣 • Expand the *snapshots* NCA_libs NCA_libs NCA_libs NCA_libs NCA_libs NCA_libs NCA_libs folder Select the snapshot you want to simulate • Click Simulator button After invoking the simulator, - Chose *File* --> *Exit* to exit NCLaunch



• Select the objects you want to probe - Enable *Include sub*scopes and set to all - Enable *Include* within each scope and set to all • Disable *Add to wave* form display

